All Questions
Llm Inference Serving medium

A model that needs 4 GPUs runs on a single NVLink-connected node using 4-stage pipeline parallelism. At low concurrency, per-token latency is poor and each GPU sits idle about 75% of the time. What explains this, and what is the better layout?

  1. A KV cache transfers between stages saturate NVLink; keep pipeline parallelism but quantize the KV cache.
  2. B A token passes through the stages in turn, leaving 3 GPUs idle; use tensor parallelism within the node.
  3. C Each stage is compute-bound on its own layers; add a fifth GPU to shorten every stage and lower latency.
  4. D Pipeline stages split memory bandwidth unevenly; rebalance the layers so each GPU holds an equal share.

One system design question a day, with spaced repetition so the ones you miss come back.

Get the app

Related questions